# FustZone is not enough

## Pascal & Muhammad Dezember 30, Leipzig #34C3



## Papers, please!



- Pascal (aka @Pascal\_r2)
- Engineer by day



 Researcher by night (used to be an associate professor)



- Muhammad Abdul Wahab
- Contact : @Mabdulwahabp
- 3rd year PhD student at IETR, France

Presentation (after my talk!), links, etc : https://github.com/pcotret/34c3-trustzone-is-not-enough

Pascal Cotret

Trustzone is not enough

#### Computer architecture, embedded security...

- Alastair, How can you trust formally verified software? (day 1).
- Keegan, Microarchitectural Attacks on Trusted Execution Environments (day 1).

#### FPGA stuff

- OpenFPGA assembly.
- Icestorm+Symbiflow tools :
  - http://www.clifford.at/icestorm/
  - https://symbiflow.github.io/
- Talk on day 2 (FPGA reverse engineering)

# FustZone is not enough

## Pascal & Muhammad Dezember 30, Leipzig #34C3



## Paso Dezember

Fust Tone is not enough

# **BUT WHY!?**

## Why TrustZone is not enough?



#### Further reading :

ARM Security Technology, Building a Secure System using TrustZone Technology + Console Security - Switch, Homebrew on the Horizon (day2 talk)

## Why TrustZone is not enough?



#### Further reading :

ARM Security Technology, Building a Secure System using TrustZone Technology +

Console Security - Switch, Homebrew on the Horizon (day2 talk)

 $\Rightarrow$  This talk is something complementary :)

Introduction

State of the art

ARMHEx approach : CoreSight PTM + Static analysis + Instrumentation

Results

Conclusion

### SoC = Hardcore CPU + FPGA (+ Peripherals)



FIGURE - Zynq SoC

#### Source : Xilinx

### SoC = Hardcore CPU + FPGA (+ Peripherals)



FIGURE - Zynq SoC

#### Source : Xilinx

Information flow

Information flow is the transfer of information from an information container  $c_1$  to  $c_2$  in a given process *P*.

$$c_1 \xrightarrow{P} c_2$$

Information flow

Information flow is the transfer of information from an information container  $c_1$  to  $c_2$  in a given process *P*.

$$c_1 \xrightarrow{P} c_2$$

	Example
	int a, b, w, x;
i	a = 11;
1	b = 5;
,	w = a * 2;
	x = b + 1;

Attacker overwrites return address and takes control
int idx = tainted\_input; //stdin (> BUFFER SIZE)
buffer[idx] = x; // buffer overflow

 $\begin{array}{c} \mathsf{set}\ \mathsf{r1} \leftarrow \& \mathsf{tainted\_input}\\ \\ \mathsf{load}\ \mathsf{r2} \leftarrow \mathsf{M}[\mathsf{r1}]\\ \\ \mathsf{add}\ \mathsf{r4} \leftarrow \mathsf{r2} + \mathsf{r3}\\ \\ \\ \mathsf{store}\ \mathsf{M}[\mathsf{r4}] \leftarrow \mathsf{r5} \end{array}$ 





set r1 $\leftarrow$ &tainted_input
load r2 $\leftarrow$ M[r1]
add r4 $\leftarrow$ r2 + r3
store M[r4] $\leftarrow$ r5















```
char buffer[20]; FILE *fs;
if(geteuid() != 0) { // user
  fs = fopen("welcome", "r"); //public
  if(!fs) exit (1);}
else{ // root
  fs = fopen("passwd", "r"); //secret
  if(!fs) exit(1);}
fread(buffer, 1, sizeof(buffer), fs);
fclose(fs);
printf("Buffer Value: %s \n", buffer);
```

- Compilation ⇒ assembly code
- System calls modified to send tag
- Future : OS integrating support for DIFT

## **Related work**

### **Different levels**

- Application level
  - Java / Android, Javascript, C
- OS level
  - Laminar
  - HiStar
  - kBlare<sup>1</sup>

<sup>1.</sup> Jacob Zimmermann, Ludovic Mé, and Christophe Bidan. Introducing Reference Flow Control for Detecting Intrusion Symptoms at the OS Level. In : RAID 2002.

## Related work

#### **Different levels**

- Application level
  - Java / Android, Javascript, C
- OS level
  - Laminar
  - HiStar
  - kBlare<sup>1</sup>
- Low level
  - Raksha (Kannan et al.)
  - Flexitaint (Venkataramani et al.)
  - Flexcore (Deng et al.)
  - PAU (Heo et al.)



# www.blare-ids.org

1. Jacob Zimmermann, Ludovic Mé, and Christophe Bidan. Introducing Reference Flow Control for Detecting Intrusion Symptoms at the OS Level. In : RAID 2002.



FIGURE - In-core DIFT

FIGURE - Offloading DIFT



FIGURE - Off-core DIFT (Kannan et al.<sup>2</sup>)

Trustzone is not enough

<sup>2.</sup> Hari Kannan, Michael Dalton, and Christos ozyrakis. Decoupling dynamic information flow tracking with a dedicated coprocessor. In : Dependable Systems & Networks, 2009. IEEE. 2009, pp. 105-114.

		Advantages	Disadvantages
	Software	Flexible security policies	Overhead
		Multiple attacks detected	(from 300% to 3700%)
ő	In-core DIFT	Low overhead (<10%)	Invasive modifications
HW-assisted			Few security policies
.00	Dedicated CPU for DIFT	Low overhead (<10%)	Wasting resources
SS		Few modifications to CPU	Energy consumption (x 2)
-9	Dedicated DIFT Coprocessor	Flexible security policies	Communication
$\leq$		Low overhead (<10%)	between CPU and DIFT
I		CPU not modified	Coprocessor

## Related work - Limits and Issues





"Instrumentation is the transformation of a program into its own measurement tool" Implementing an LLVM-based Dynamic Binary Instrumentation framework (day2 #34C3)

Pascal Cotret

Trustzone is not enough

<sup>3.</sup> Ingoo Heo et al. Implementing an Application-Specific Instruction-Set Processor for System-Level Dynamic Program Analysis Engines. In : ACM TODAES. 20.4 (2015), p. 53.

#### ARMHEx approach

- Reduce overhead of software instrumentation as it represents the major portion of overall DIFT execution time overhead
- Lack of security of DIFT coprocessor
- No existing work targets ARM-based SoCs (related work implementations on softcores)
- Additional challenges
  - Limited visibility
  - Frequency gap between CPU and DIFT coprocessor
  - Communication interface, ...



## "Black-box testing is fun ... except that it isn't."

@plutoo/@derrek/@naehrwert, Console Security - Switch (day2 #34C3)









ARM-v9 TRM : too many pages (prediction)

## Coresight components

A set of IP blocks providing HW-assisted system tracing



FIGURE – ARM Coresight components in Zynq SoC

Source : ARM CoreSight components TRM

Pascal Cotret

A set of IP blocks providing HW-assisted system tracing



FIGURE – ARM Coresight components in Zynq SoC

Source : ARM CoreSight components TRM

#### Features

Trace Filter (all code or regions of code)



#### Features

- Trace Filter (all code or regions of code)
- Branch Broadcast<sup>4</sup>

(i) MOV PC, LR
(ii) ADD R1, R2, R3
(iii) B 0x8084

<sup>4.</sup> Linux driver for PTM patched to support Branch broadcast feature. Link of the commit on the Github page

#### Features

- Trace Filter (all code or regions of code)
- Branch Broadcast<sup>4</sup>
- Context ID comparator
- CycleAccurate tracing
- Timestamping

(i) MOV PC, LR
(ii) ADD R1, R2, R3
(iii) B 0x8084

<sup>4.</sup> Linux driver for PTM patched to support Branch broadcast feature. Link of the commit on the Github page

#### Source code

#### Source code

## Assembly

8638 for\_loop:

b 8654 :

. . .

866C:bcc 8654
## Source code

## Assembly

8638 for\_loop:

... ъ 8654 :

...

866C:bcc 8654

#### Trace

00 00 00 00 00 80 83 88 60 00 21 2a 86 01 00 00 00 00 00 00 00 00

## Source code

## Assembly

8638 for\_loop:

... ъ 8654 :

...

866C:bcc 8654

#### Trace

00 00 00 00 00 80 83 88 60 00 21 2a 86 01 00 00 00 00 00 00 00 00

#### **Decoded Trace**

A-sync Address 00008638, (I-sync Context 0000000, IB 21) Address 00008654, Branch Address packet (x 10)



FIGURE - Control Flow Graph

## **Decoded Trace**

A-sync Address 00008638, (I-sync Context 00000000, IB 21) Address 00008654, Branch Address packet (x 10)



ADD RO, R1, R2

 $\underline{R0} \leftarrow \underline{R1} \text{ OR } \underline{R2}$ 

LLVM



Low-level instructions



Recover memory addresses

Instruction	Tag dependencies	
ldr r1, [r2, #4]	$\underline{r1} \leftarrow \underline{mem (r2 + 4)}$	

Two possible strategies

- **1** Recover all memory address through instrumentation
- 2 Recover only register-relative memory address through instrumentation

TABLE - Example tag dependencies instructions

Example Instructions	Tag dependencies	Memory address recovery
sub r0, r1, r2	$\underline{r0} = \underline{r1} + \underline{r2}$	
mov r3, r0	$\underline{r3} = \underline{r0}$	
str r1, [PC, #4]	$\underline{\texttt{QMem}(\texttt{PC+4})} = \underline{\texttt{r1}}$	instrumented
ldr r3, [SP, #-8]	$\underline{r3} = @Mem(SP-8)$	instrumented
str r1, [r3, r2]	$\underline{\texttt{@Mem(r3+r2)}} = \underline{\texttt{r1}}$	instrumented

TABLE - Example tag dependencies instructions

Example Instructions	Tag dependencies	Memory address recovery
sub r0, r1, r2	$\underline{r0} = \underline{r1} + \underline{r2}$	
mov r3, r0	$\underline{r3} = \underline{r0}$	
str r1, [PC, #4]	$\underline{\texttt{@Mem(PC+4)}} = \underline{\texttt{r1}}$	CoreSight PTM
ldr r3, [SP, #-8]	$\underline{r3} = \underline{@Mem(SP-8)}$	Static analysis
str r1, [r3, r2]	$\underline{\texttt{@Mem(r3+r2)}} = \underline{\texttt{r1}}$	instrumented



## Goal : Reduce overhead of software instrumentation

- CoreSight PTM
- Static analysis → No execution time overhead
- Instrumentation
  - Strategy 1
  - Strategy 2



- Negligible runtime overhead
  - PTM non-intrusive (dedicated HW module that works in parallel)
    Configuration of CoreSight components (TPIU used<sup>5</sup>)
- Communication overhead is only due to instrumentation

<sup>5.</sup> Linux driver for TPIU has been patched



FIGURE - Average execution time of MiBench benchmark for different strategies

## Instrumentation time overhead



## DIFT coprocessor security with ARM TrustZone



Pascal Cotret

## DIFT coprocessor security with ARM TrustZone



TABLE - Performance comparison with related work

Approaches	Kannan	Deng	Heo	ARMHEx
Hardcore portability	No	No	Yes	Yes
Main CPU	Softcore	Softcore	Softcore	Hardcore
Communication overhead	N/A	N/A	60%	5.4%
Area overhead	6.4%	14.8%	14.47%	0.47%
Area (Gate Counts)	N/A	N/A	256177	128496
Power overhead	N/A	6.3%	24%	16%
Max frequency	N/A	256 MHz	N/A	250 MHz
Isolation	No	No	No	Yes



## Conclusion



## Take away

- CoreSight PTM allows to obtain runtime information (Program Flow)
- $\blacksquare$  Non-intrusive tracing  $\rightarrow$  Negligible performance overhead
- Reduced communication time overhead
- Improve software security

## Take away

- CoreSight PTM allows to obtain runtime information (Program Flow)
- Non-intrusive tracing → Negligible performance overhead
- Reduced communication time overhead
- Improve software security

## Future perspectives

- Combine Low-level and OS-level DIFT
- Extend DIFT on multicore CPU
- Take use of other debug components for security
  - Intel Processor Trace
  - STM (TI)

# FustZone is not enough

# Pascal & Muhammad Dezember 30, Leipzig #34C3

## https://github.com/pcotret/34c3-trustzone-is-not-enough

Many thanks to: Muhammad Abdul Wahab (IETR, FR) Mounir Nasr Allah (INRIA CIDRE, FR) Guillaume Hiet (INRIA CIDRE, FR) Vianney Lapôtre (UBS, FR) Guy Gogniat (UBS, FR)